´Ý±â
Loading..

ÀüÀÚÁ¤º¸¿¬±¸Á¤º¸¼¾ÅÍ ICT À¶ÇÕ Àü¹®¿¬±¸Á¤º¸ÀÇ Áý´ë¼º

Çмú´ëȸ ÇÁ·Î½Ãµù

Ȩ Ȩ > ¿¬±¸¹®Çå > Çмú´ëȸ ÇÁ·Î½Ãµù > ´ëÇÑÀüÀÚ°øÇÐȸ Çмú´ëȸ > 2019³â ´ëÇÑÀüÀÚ°øÇÐȸ ÇϰèÁ¾ÇÕÇмú´ëȸ

2019³â ´ëÇÑÀüÀÚ°øÇÐȸ ÇϰèÁ¾ÇÕÇмú´ëȸ

Current Result Document : 45 / 45

ÇѱÛÁ¦¸ñ(Korean Title) Through Silicon Via Allocation Method in 3D Network-on-Chip
¿µ¹®Á¦¸ñ(English Title) Through Silicon Via Allocation Method in 3D Network-on-Chip
ÀúÀÚ(Author) Jo Eun Lee   Tae Hee Han  
¿ø¹®¼ö·Ïó(Citation) VOL 42 NO. 01 PP. 0114 ~ 0115 (2019. 06)
Çѱ۳»¿ë
(Korean Abstract)
¿µ¹®³»¿ë
(English Abstract)
Ű¿öµå(Keyword)
¿ø¹® PDF ´Ù¿î·Îµå